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Abstract-This article describes an efficient approach to the
implementation of bit-serial lattice wave digital filters based on
field programmable gate array (FPGA). In this paper, a time
schedule of all of the bit-serial two-port adaptors is presented as a
bridge between conception and completion. Finally, with the
satisfying frequency response, the filter is successfully tested by
both computer simulation and real signal measured from the
programmed FPGA.
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I. INTRODUCTION
The wave digital filter is one of the structures of the
infinite impulse response (IIR) digital filter. By using an
analog filter as the prototype circuit, either voltage or current
variables in the analog circuit are completely changed into
wave variables: incident and reflected waves [1]. Due to being
low sensitivity in analog networks, we can also reduce the
coefficient word length of the digital filter. As a result, the
wave digital filters directly benefit the period of multiplication
as well as the area consumption within the chip. This kind of
digital filter becomes more popular to be implemented into
many varieties of integrated circuits.
The lattice wave digital filter can be derived from an
analog lattice-LC circuit in which its sensitivity is naturally a
bit lower in the passband than in the stopband. Nevertheless,
there is less number of coefficients in the analog lattice-LC
than in the LC-ladder network, having very low sensitivity,
and the structure of the lattice wave digital filter is very simple
so it is very famous one [2].
This paper illustrates the design steps of the bit-serial
lattice wave digital filter by presenting a technique for
multiplexing the processing elements in the time schedule
pattern and a method for real circuit design. Lastly, the whole
algorithm is programmed into a Xilinx FPGA that is later
tested for its frequency responses.
II. LATTICE WAVE DIGITAL FILTER
The structure illustrated in Figure 1 will be called the two-
port adaptor. For each n two-port adaptor, x, and v, are the






Figure 1. Structure of the two-port adaptor





where a, is coefficient of each two-port adaptor.
According to those equations, if u, and v, are connected
together via a delay element (T) shown in Figure 2(a), This
will be called the 1 St-order allpass filter and its transfer
function in z-domain becomes
(3)x)n --a0Z+1
Xn 1- aoz-Z
where ao is the coefficient of the 1st-order allpass filter.
If we consider Figure 2(b) carefully, we will have the
transfer function of the 2nd_order allpass filter. That is
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where a1 and a2 are coefficients of the 2nd-order allpass filter.
If the order of A1 and A2 are considered to be m and n
respectively, in the case of lowpass filter, the value of m - n
is always 1 [3]. The transfer functions which can be rewritten
in terms of the coefficients of two-port adaptors are
-ao z-1 (m 1)12 a2 +a( -)z1 2Z
Al(z= 1 1 2i- 1 2 (6)
I-aoz i=l 1+a21 (a2 1-1)zl -a
and
x y (m+n-1)/2_21+ 2_a(a21i-1()za 1 +z2





Figure 2. 1st and 2nd allpass filters
The structure of lattice wave digital filter consists of two










Figure 3. Parallel connection of two circuits
where a0 is the coefficient of two-port adaptor belonging to
the Ist-order polynomial, and a2j1j and a2i are the values of
the 2nd_order polynomial.
III. FILTER SYSTEM DESIGN
It is desired to design an elliptic lowpass filter with the cut-
off frequency at 0.05ft. The maximum acceptable passband
ripple and the required stopband attenuation are 1 dB and 30
dB, respectively, where ft is sampling frequency.
(5)
Figure 4. The 5th-order lattice wave digital filter
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After having been calculated [1], [4], [5], the lattice wave
digital filter is fifth-order. Its coefficients after optimization
are shown in Table 1. The design is performed by bit-serial
processing elements which are represented by the 2's
complement number system. The data bits have the word
length at 22, and the calculated result gives the optimum
coefficient word length at least 9 bits including a sign-
extension bit.
TABLE I. THE OPIMIZED COEFFICIENTS OF THE 5TH ORDER
LOWPASS FILTER
In bit-serial arithmetic, the data flows bit by bit through
each processing element synchronized by the global internal
clock. One group of data uses totally 22 clock cycles to be
completely released from the least to the most significant bit
so that the period of sampling is equal 22D (D = D-flip flop).
This system uses bit-serial adders which cause the latency
at 1 clock cycle. For multiplication, serial/parallel multipliers
are applied and will cause a delay of 9 clock cycles depending
only on the coefficient word length [6].
After all components in this system have been defined, the
time schedule shown in Figure 5, illustrated separately with
two sub-circuits: A1 and A2, can be achieved by dividing the
time into several intervals. Each is equal one internal clock
cycle. There are only three kinds of elements within the
schedule: the adders, multipliers and delays. Every processing
element and delay characteristic is arranged into the schedule
which is connected by the thick lines indicating the number of
delay elements. As a matter of fact, the number of intervals
passed by those lines is exactly the same as the whole number
of delay components in this digital circuit.
Besides, the signals vo(n), vl(n), v2(n), v4n), and v4(n),
which are the outputs of the delay elements (Ts), are fed from
the signals vO(n+±1), v1(n+ 1), v2(n+ 1), v3(n+ 1), and v4(n+1) at
the next period (= 22D).
Consequently, the outputs of both A1 and A2 circuits have
to be summed together at 23D and the summation has to be
scaled by a half-multiplier later at 24D, so the final circuit
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Figure 5. The time schedule of the 5th-order lattice wave digital filter
IV. FPGA IMPLEMENTATION
In this selective work, the Xilinx Spartan-II FPGA is used
to implement our lattice wave digital filter algorithms which
have been already designed in previous section. The FPGA is
programmed using a combination of Xilinx core generation
and hardware description language (HDL) code.
The diagram of this hardware shown in Figure 6 consists
of bit-serial two-port adaptors, ROM and its counter, control
circuit and post processing elements (the last adder and half-
multiplier).
The input signals are the serial input x and Global CLOCK.
In this bit-serial system, the clock signal is the most important
thing used to synchronize all of the bit-serial processors and
trigger all of the control circuits as well.
Both A1 OUT and A2 OUT are the output signals of each
parallel circuit. These outputs will have to be added together
and then the solution is multiplied by 0.5 therefore the total
output y will be ultimately achieved.
The ROM in this circuit is responsible for giving 9-bit
parallel coefficients out to each serial/parallel multiplier at the
exact time provided by the counter.
The XC2S200PQ208 FPGA, composing of 200,000 total
equivalent gates, has been selected. After implementation, the
circuit carries out a lattice wave digital filter yielding up to 40
MHz for its internal oscillation.
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Figure 6. Filter circuit diagram
Also, the downloaded FPGA has been tested by real signal
at 100 kHz sampling frequency. The time domain responses
are shown in Figure 7.
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(c) At the frequency within the stop band
Figure 7. The outputs of lattice wave digital lowpass filter for each frequency
band
The circuit frequency responses shown in Figure 8 have
been plotted by measuring the magnitude of the response
corresponding with each varied input frequency in decibel unit
(dB). The horizontal axis indicates the values of normalized
frequency.
The computer simulation, having no round-off error, drawn
by the thick line is also illustrated to compare the result to the







(a) At the frequency below the filter cut-off frequency
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(b) At the frequency within the transition band
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Figure 8. Circuit frequency responses
V. CONCLUSION
The design of lattice wave digital filter based on field
programmable gate arrays (FPGAs) has been clearly proposed.
To begin with, the optimized coefficients of our lattice wave
digital filter have been acquired as well as simulated for the
functional frequency responses.
In gate level, this paper has described the technique for
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processing elements. Afterwards, this time schedule has been
successfully mapped and implemented into the Xilinx Spartan-
II FPGA (XC2S200), and so we accomplish the 5t -order
lattice wave digital filter with the maximum internal clock
frequency at about 40 MHz. With the satisfying results, the
responses have been also consolidated by measuring the real
output signal.
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